Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process

Time：2024-5-9

preamble

This article installs Gowin, Gowin’s development software, and describes the development environment and complete download and runtime of a program based on Gowin’s fpga.

Gowin Software

summarize

Gowin software is the FPGA development software of Guangdong Gowin Semiconductor Co.

download address

http://www.gowinsemi.com.cn Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process

Apply for license

Apply for license at http://www.gowinsemi.com.cn/faq_view.aspx Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process There is also a harmonious way this process can be viewed: http://www.corecourse.cn/forum.php?mod=viewthread&tid=29510 After downloading the software and getting the license it is time to install the software.

Installation of Gowin Software

Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Then, there was no more then, it was straight up gone, it was the installation that was done.

License Registration

This is no license, open the installation directory: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process

boot software

Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Drag it out and place it on the Start screen: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Click to open: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Above is the registration license failed or unregistered, go back and continue to register. Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process

Configure the default path for Chinese and new projects

Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process

Fpga Development Process

Step 1: Open the software

Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process

Step 2: Create Project/Open Project

Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process

Step 3: Edit/add verilog source files

Add a verilog program source code here, take a random one from inside the demo (this is a demo program source code for inverted led light): Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Copy it to the project under src: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Then add the next verilog file: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Above is the way to create a new file and below is the way to add an existing file: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Select the .v file in the src directory: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process

Step 4: RTL syntax analysis (equivalent to compilation for code programming)

Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Click on it: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Then the analysis and synthesis begins: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Once completed, this is the generation of the fpga’s underlying resource circuit netlist: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process When finished, Hierarchy displays the resources used by the module: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Set the top-level file: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Which program does this one seem to run.

Step 5: Physical constraints

Go to the FloorPlanner interface and click I/O Constraints for I/O constraints, then assign pins and level standards according to your board. Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process A new box pops up: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Click on I/O Constraints: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process

Step 6: Layout wiring

By clicking Process->Place&Route for layout and routing, if the layout and routing is successful, you will see “Bitstream generation completed”, which means that the fs file has been generated successfully, as follows: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process

Step 7: Board-level verification (equivalent to microcontroller in-circuit debugging)

The fs file is downloaded to the FPGA chip and is used to complete the configuration of the FPGA: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Device detected, confirming programming: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Online debugging results: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process There are three lights on all the time, you can configure the lower pin output to be low (default pull-up high.): Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process (Here it’s down and running.) Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process (Note: At this time is equivalent to the microcontroller to download the program to go down the online debugging, power failure is gone, need to download brush firmware) Step 8: Program curing (equivalent to downloading the degree to the microcontroller) Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Then again, at a slower pace, the download completes: Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process

fig. make a career out of it

Pitfall 1: download program stuck

concern

unresponsive and stuck Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process

rationale

currently unknown

tackle

Continue to click run can open the second window, you can download, test found that the first inevitably stuck, stuck under the premise of opening the second, the second can be downloaded, if you turn off and then open is also a, or stuck, as a bug in this download software.

Pitfall 2: LED0 does not blink after download

concern

No blinking, all four lights on

rationale

Unconstrained Pin Output Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process

tackle

To configure the pin constraints (actually configure the pin outputs) Fpga development notes (II): Gowin FPGA development software Gowin and Gowin fpga basic development process Previous: TheFpga development notes (I): high-cloud FPGA chip introduction, the start of the development board kit, the core board and base board introduction》 Next articleStay tuned… Blog address for this post:https://hpzwl.blog.csdn.net/article/details/135620590
Tags: , ,

Recommended Today

vivado Error Summary 1 — WARING:[Labtools 27-3361] the debug hub core was not detected make sure the clock

I can’t open the debug screen of debug after program device, I get the following error: WARING:[Labtools 27-3361] the debug hub core was not detected make sure the clock connected to the debug hub core is a free running clock and is active make sure the BSCAN_SWITCE_USER_MASK device property in vivado hardware manager reflects the […]